State Space Parallelization Method for a 16-Bit Turbo Encoder
Turbo codes are widely used in digital communication systems. Their ability to reach the Shannon channel capacity made it the choice for most of the communication systems. Due to the huge amount of the transmitted data, there is a need to increase the processing speed of the encoders. The researchers used the state space technique to enhance the throughput of the turbo encoder. They apply it to increase the turbo encoder throughput from one bit per cycle up to 8 bit per cycle. The researchers applied the state space method to a three-flip flop, eight state Recursive Systematic Convolution Code circuit to achieve their goal. In this paper, we explored the state space technique and applied it to a four flip-flop Recursive Systematic Convolution Code circuit so that we can achieve a throughput of 16 bit per cycle. The circuit was designed and tested using MATLAB then implemented using FPGA to verify its operation.
How to Cite
The author assigns to Engineering and Technology Journal with full title guarantee, all copyrights, rights in the nature of copyright, and all other intellectual property rights in the article throughout the world (present and future, and including all renewals, extensions, revivals, restorations and accrued rights of action). The Author represents that he/she is the author and proprietor of this Article and that this Article has not heretofore been published in any form. The Author warrants that he/she has obtained written permission and paid all fees for use of any literary or illustration material for which rights are held by others. The author agrees to hold the editor(s)/publisher harmless against any suit, demand, claim or recovery, finally sustained, by reason of any violation of proprietary right or copyright, or any unlawful matter contained in the submitted article.